## BE-Sem-VIII - ETRX - Advanced VLSI Desigh. (Rev.)

#### Q.P. Code : 8014

Participation       Image: Participation         (1 mar)       Image: Participation         (2 mar)       Image: Participation         (3 mar)       Image: Participation			
Provide restand         (3 runs)         Total Marks 1:00         • 10 enseting 1:			( .
(2 funs)       Total Marks : 10         • 1. Ouestion No. 1 is computered.       • Assume any soutable data wherever required.         • 3. Same any soutable data wherever required.       • Assume any soutable data wherever required.         • Aspain Charge sharing and charge leakage problem of dynamic for circuit.       • Aspain cross talk in integrated circuits.         • Applain EEPROM using floating gate NMOSFETS       • Applain EEPROM using floating total on delay? How delay can be for circuit ? What is effect of interconnect parasitio on delay? How delay can be for circuit ? What is Elmore delay model?       • Applain the delay using Carry Look Ahead (CLA.) princip.         • Applain floating floating total on gate NOSFETS       • Applain floating floating total on gate NOSFETS       • Applain ender using Carry Look Ahead (CLA.) princip.         • Applain floating total on gate NOSFETS       • Applain floating total on gate NOSFETS       • Applain floating floating total on gate NOSFETS         • Applain ender of input and output circuit. Explain with neat diagram float care on considerations for the same       • Applain floating floating total on gate NOSFETS         • Applain floating floating total on specific numbers       • Applain floating floating total on gate Nose Nose Nose Nose Nose Nose Nose Nos		Q.P. Code : 8014	Q. Ar
(3 Hours)       [Total Marks : 100         • 1. Question No. 1 is compulsory.       • Answer Any Four questions out of remaining questions.         • Answer Any Four questions out of remaining questions.       • Assume any suitable data wherever required.         • Explain Charge sharing and charge leakage problem of dynamic Logic circuit.       • 5         • Explain cross talk in integrated circuits.       • 5         • Explain EEPROM using floating gate NMOSFETS.       • 5         • Compare clock skew and jitter.       • 5         • What is effect of interconnect parasitic on delay? How delay can be reduced? What is Elmore delay model?       • 10         • Give and explain single phase clock system and explain its drawback.       • 10         • Implement 4 bit adder using Carry Look Ahead (CLA) principle.       • 10         • State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same.       • 10         • Implement the following function using NOR-NOR implementation for a PLA. HF = abc+ abce HZ = a'c' + a'b       • 10         • Woat are the different clock generation schemes employed in VLSI systems. Discuss H' tree clock distribution in high density CMOS circuits.       • 10         • Draw schematic for 6T SRAM cell and explain its stability cirteria. Also draw and discuss its butterfly curve.       • 10			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
<ul> <li>(1) Question No. 1 is compulsory.</li> <li>(2) Answer Any Four questions out of remaining questions.</li> <li>(3) Assume any suitable data wherever required.</li> <li>(4) Explain Charge sharing and charge leakage problem of dynamic for circuit.</li> <li>(5) Explain cross talk in integrated circuits.</li> <li>(6) Explain EEPROM using floating gate NMOSFETS.</li> <li>(7) Explain EEPROM using floating gate NMOSFETS.</li> <li>(8) Compare clock skew and jitter.</li> <li>(9) What is effect of interconnect parasitic on delay? How delay can be reduced? What is Elmore delay model?</li> <li>(9) Give and explain single phase clock system and explain its drawback.</li> <li>(10) Implement 4 bit adder using Carry Look Ahead (CLA) principle.</li> <li>(10) State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same.</li> <li>(9) Explain frequency compensation in operational amplifier.</li> <li>(10) Implement the following function using NOR-NOR implementation for a PLA.</li> <li>(11) Fig. at a fig.</li> <li>(12) What are the different clock generation schemes employed in VLSI systems. Discuss 'H' tree clock distribution in high density CMOS circuits.</li> <li>(13) Draw schematic for 6T SRAM cell and explain its stability criteria.</li> <li>(14) Draw and discuss its butterfly curve.</li> </ul>		(3 Hours) [Total Marks :	100
<ul> <li>Explain Charge sharing and charge leakage problem of dynamic between the construction of the state o</li></ul>	L :	<ol> <li>Question No. 1 is compulsory.</li> <li>Answer Any Four questions out of remaining questions.</li> <li>Assume any suitable data wherever required.</li> </ol>	SIA
<ul> <li>b) Explain cross talk in integrated circuits.</li> <li>c) Explain EEPROM using floating gate NMOSFETS.</li> <li>c) Compare clock skew and jitter.</li> <li>c) Compare clock skew and jitter.</li> <li>d) What is effect of interconnect parasitic on delay? How delay can be reduced? What is Elmore delay model?</li> <li>b) Give and explain single phase clock system and explain its drawback.</li> <li>10</li> <li>a) Implement 4 bit adder using Carry Look Ahead (CLA) principle.</li> <li>10</li> <li>b) State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same.</li> <li>a) Explain frequency compensation in operational amplifier.</li> <li>10</li> <li>b) Implement the following function using NOR-NOR implementation for a PLA. H= abc+ abi/b<sup>4</sup> H2= a<sup>1</sup>c<sup>4</sup> + a<sup>1</sup>b</li> <li>c) Tarw schematic for 6T SRAM cell and explain its stability criteria. Also draw and discuss its butterfly curve.</li> </ul>	a)	Explain Charge sharing and charge leakage problem of dynamic Logic circuit.	5
<ul> <li>Explain EEPROM using floating gate NMOSFETS. 5</li> <li>Compare clock skew and jitter. 5</li> <li>What is effect of interconnect parasitic on delay? How delay can be reduced ? What is Elmore delay model?</li> <li>Give and explain single phase clock system and explain its drawback. 10</li> <li>Implement 4 bit adder using Carry Look Ahead (CLA) principle. 10</li> <li>State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same. 10</li> <li>Explain frequency compensation in operational amplifier. 10</li> <li>Implement the following function using NOR-NOR implementation for a PLA. FI= abc+ abb/2<sup>3</sup> F2= a'c' + a'b F3= ab' + ac</li> <li>What are the different clock generation schemes employed in VLSI systems. Discuss 'H' tree clock distribution in high density CMOS circuits.</li> <li>Draw schematic for 6T SRAM cell and explain its stability criteria. Also draw and discuss its butterfly curve.</li> </ul>	b)	Explain cross talk in integrated circuits.	5
<ul> <li>Compare clock skew and jitter.</li> <li>Compare clock skew and jitter.</li> <li>What is effect of interconnect parasitic on delay? How delay can be reduced ? What is Elmore delay model?</li> <li>Give and explain single phase clock system and explain its drawback.</li> <li>Implement 4 bit adder using Carry Look Ahead (CLA) principle.</li> <li>State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same.</li> <li>Explain frequency compensation in operational amplifier.</li> <li>Implement the following function using NOR-NOR implementation for a PLA.</li> <li>H= abc+ atb/c<sup>1</sup></li> <li>F2= a'c<sup>1</sup> + a'b</li> <li>F3= at<sup>1</sup> + ac</li> <li>What are the different clock generation schemes employed in VLSI systems. Discuss 'H' tree clock distribution in high density CMOS circuits.</li> <li>Draw schematic for 6T SRAM cell and explain its stability criteria. Also draw and discuss its butterfly curve.</li> </ul>	c)	Explain EEPROM using floating gate NMOSFETS.	5
<ul> <li>a) What is effect of interconnect parasitic on delay? How delay can be reduced ? What is Elmore delay model?</li> <li>b) Give and explain single phase clock system and explain its drawback.</li> <li>10</li> <li>a) Implement 4 bit adder using Carry Look Ahead (CLA) principle.</li> <li>b) State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same.</li> <li>a) Explain frequency compensation in operational amplifier.</li> <li>a) Implement the following function using NOR-NOR implementation for a PLA. FI= abc+ abc's</li> <li>F2= a'c'+ a'b</li> <li>F3= ab'+ac</li> <li>a) What are the different clock generation schemes employed in VLSI systems. Discuss 'H' tree clock distribution in high density CMOS circuits.</li> <li>b) Draw schematic for 6T SRAM cell and explain its stability criteria.</li> <li>10</li> </ul>	d)	Compare clock skew and jitter.	5
<ul> <li>b) Give and explain single phase clock system and explain its drawback. 10</li> <li>a) Implement 4 bit adder using Carry Look Ahead (CLA) principle. 10</li> <li>b) State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same. 10</li> <li>c) Explain frequency compensation in operational amplifier. 10</li> <li>c) Implement the following function using NOR-NOR implementation for a PLA. FI= abc+ alt/cl/F2= a'c'+a'b</li> <li>F3= alt'+ac</li> <li>c) What are the different clock generation schemes employed in VLSI systems. Discuss 'H' tree clock distribution in high density CMOS circuits. 10</li> <li>c) Draw schematic for 6T SRAM cell and explain its stability criteria. 10</li> </ul>	a)	What is effect of interconnect parasitic on delay? How delay can be reduced ? What is Elmore delay model?	10
<ul> <li>Implement 4 bit adder using Carry Look Ahead (CLA) principle.</li> <li>State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same.</li> <li>Explain frequency compensation in operational amplifier.</li> <li>Implement the following function using NOR-NOR implementation for a PLA. FI= abc+ a<sup>t</sup>b<sup>t</sup>b<sup>t</sup> F2= a<sup>t</sup>c<sup>t</sup> + a<sup>t</sup>b F3= a<sup>t</sup>a<sup>t</sup> + ac</li> <li>What are the different clock generation schemes employed in VLSI systems. Discuss 'H' tree clock distribution in high density CMOS circuits.</li> <li>Draw schematic for 6T SRAM cell and explain its stability criteria. Also draw and discuss its butterfly curve.</li> </ul>	b)	Give and explain single phase clock system and explain its drawback.	10
<ul> <li>b) State the need of input and output circuit. Explain with neat diagram 10 the schematic and design considerations for the same.</li> <li>a) Explain frequency compensation in operational amplifier. 10</li> <li>b) Implement the following function using NOR-NOR implementation 10 for a PLA. Fl= abc+ alb/30 F3= ab'+ac</li> <li>a) What are the different clock generation schemes employed in VLSI 10 systems. Discuss 'H' tree clock distribution in high density CMOS circuits.</li> <li>b) Draw schematic for 6T SRAM cell and explain its stability criteria. 10 Also draw and discuss its butterfly curve.</li> </ul>	_a)	Implement 4 bit adder using Carry Look Ahead (CLA) principle.	10
<ul> <li>Explain frequency compensation in operational amplifier.</li> <li>Implement the following function using NOR-NOR implementation for a PLA. FI= abc+ a(b'c') F2= a'c'+ a'b F3= ab'+ac</li> <li>What are the different clock generation schemes employed in VLSI for the value of the val</li></ul>	Ъ)	State the need of input and output circuit. Explain with neat diagram the schematic and design considerations for the same.	10
<ul> <li>Implement the following function using NOR-NOR implementation 10 for a PLA. FI= abc+ a'b'c' F2= a'c'+ a'b F3= ab'+ac</li> <li>What are the different clock generation schemes employed in VLSI 10 systems. Discuss 'H' tree clock distribution in high density CMOS circuits.</li> <li>Draw schematic for 6T SRAM cell and explain its stability criteria. 10 Also draw and discuss its butterfly curve.</li> </ul>	a)	Explain frequency compensation in operational amplifier.	10
<ul> <li>What are the different clock generation schemes employed in VLSI 10</li> <li>systems. Discuss 'H' tree clock distribution in high density CMOS circuits.</li> <li>Draw schematic for 6T SRAM cell and explain its stability criteria. 10</li> <li>Also draw and discuss its butterfly curve.</li> </ul>	b)	Implement the following function using NOR-NOR implementation for a PLA. Fl= abc+ a'b'c' F2= a'c' - a'b F3= ab' +ac	10
Draw schematic for 6T SRAM cell and explain its stability criteria. 10 Also draw and discuss its butterfly curve.	C B	What are the different clock generation schemes employed in VLSI systems. Discuss 'H' tree clock distribution in high density CMOS circuits.	10
	66)	Draw schematic for 6T SRAM cell and explain its stability criteria. Also draw and discuss its butterfly curve.	10

RJ-Con. 8942-15.

5.

NEE

**TURN OVER** 

#### Q.P. Code : 8014

- 6. a) Draw 4x4 NOR based ROM array circuitry stored following data 1011,1001,0101,0011.
  - b) Give and explain the maximum and minimum frequency calculation of clock signal which determine the data transfer rate through cascade system.
- Q7. Write short notes on (any three)
  - a) Low power design consideration.
  - b) Carry skip adder.
  - c) Interconnect scaling.
  - d) Switched capacitor circuit.

MERANAMELINICAT

20

10

10

RJ-Con. 8942-15.

E-Sem-VIII-Rev-ETRX-Robotics & Auromanor)

QP Code : 8152

(3 Hours)

# [Total Marks : 100

[5] [5]

[5]

[5]

[10]

[10]

Conception No.1 is compulsory.

NE-

Amempt any four questions out of remaining six questions.

Assume suitable data wherever required.

- Define hard/fixed, soft/ flexible automation and hence the relative
   cost effectiveness of different types of automation with a neat sketch.
   How are robots classified?
  - With neat sketch define the Joint and Link parameters

Find the joint position of the tool tip of the Adept One robot

when the joint variables are  $q = [\Pi/4, -\Pi/3, 120, \Pi/2]^T$ 

Where  $d = [877, 0.0, d3, 200]^T$ ,  $a = [425, 375, 0.0, 0.0]^T$ 

Explain the basic steps involved in bounded deviation algorithm

for straight line motion .

12	<ul> <li>a) Explain the conditions for the existence of the Inverse Kinematics solution are they simplified for the model robot with a spherical wrist.</li> <li>b) How do you find the inverse kinematics solutions based on the numerical and analytical approaches ?</li> <li>c) Explain Trajectory planning with examples.</li> </ul>	s and how [5] [5] [10]
2.3	<ul> <li>a) What are the considerations for applying DH algorithm?</li> <li>Explain the direct kinematic solution for a three link planar Robot.</li> <li>b) Explain noise in images. How are these classified?</li> </ul>	[10] [10]
24	<ul> <li>a) Explain shrink and swell operators with examples. How are these applied?</li> <li>b) Name and explain with diagrams all the lower kinematic pairs.</li> <li>Indicate those that cannot be used in an actuated Robot joint and the reason</li> </ul>	[10] 1 for it.[10]
25	<ul> <li>a) What are the important edge detection methods for polygonal objects? Explain one of the edge detection technique?</li> <li>b) What are area descriptors? What are its advantages over line descriptors? Explain the different moments to characterizing shape?</li> </ul>	[10] [10]
26	<ul> <li>a) Explain the basic steps involved in bounded deviation algorithm for straight line motion .</li> <li>b) Draw &amp; Explain the Ladder Diagram for controlling lubricating oil being dispensed from a tank</li> </ul>	[10]
27	(a) Robot specification (b) Template matching in Robot vision (d) Task planner simulation (e) Link co-ordination arm equation	[20]
2.3 2.4 2.5 2.6	<ul> <li>a) What are the considerations for applying DH algorithm? Explain the direct kinematic solution for a three link planar Robot.</li> <li>b) Explain noise in images. How are these classified?</li> <li>a) Explain shrink and swell operators with examples. How are these applied?</li> <li>b) Name and explain with diagrams all the lower kinematic pairs. Indicate those that cannot be used in an actuated Robot joint and the reason</li> <li>a) What are the important edge detection methods for polygonal objects? Explain one of the edge detection technique?</li> <li>b) What are area descriptors? What are its advantages over line descriptors? Explain the different moments to characterizing shape?</li> <li>c) Explain the basic steps involved in bounded deviation algorithm for straight line motion .</li> <li>b) Draw &amp; Explain the Ladder Diagram for controlling lubricating oil being dispensed from a tank</li> <li>write notes on the following</li> <li>(a) Robot specification (b) Template matching in Robot vision</li> <li>(d) Task planner simulation (e) Link co-ordination arm equation</li> </ul>	[10] [10] [10] [10] [10] [10] [10] [10]

XXX.

RJ-Con. 10530-15.

Explain how parabolic blends eliminate infinite acceleration points on the trajectory of robots.

## B'E San VIII (R) 2015, Embedded System & Real Time Programy Branch 1- Electronics.

#### **QP Code : 8306**

#### (3 Hours)

[ Total Marks : 100

5

5 5

5

5

5

5

**NB.**: (1) Question No. 1 is compulsory.

- (2) Answer any four of the remaining six questions.
- (3) Draw neat diagram and assume suitable data wherever required.
- L (a) Explain low power modes of MSP430 with the help of clock modules.
  - (b) What are the challenges in meeting various design metric/requirements. 5 Explain for :
    - (i) Low power
    - (ii) High performance

(c)	Explain serial communication SCI & SPI, compare the same.	
(d)	Compare various scheduling policies.	

2. (a)	Explain parallel peripherals of MSP430	10
(b)	Explain CAN features and protocols.	10
E. (a)	Explain various modifiers and their purpose and use in an embede	d system. 10

(b) Compare assembly language programming with c-programming.

- (c) Compare ARM state with THUMB state.
- (a) Explain interrupts/exceptions and its handling in ARM.
  - (b) With the help of suitable diagram give difference between RS485 and 10 RS232, also compare its characteristics, features.
  - (c) Compare, explain various operating modes of ARM.
- 5. (a) In a real time system having periodic Tasks  $T_1$ ,  $T_2$ ,  $T_3$  and aperiodic task  $T_4$  10 all requesting at time t = 0 having following properties.

Task	Period	Execution time	Deadline
T,	210	70	210
T, 7	70	21	70
T	140	28	140
TA	aperiodic	80	420

#### **[TURN OVER**

#### RJ-Con. 11443-15.

#### Q.P. Code: 8088

1

11

1(

1(

20

- 2
- 5. (a) What is Hopfield model of neural network. Explain its algorithm and energy minimization in auto associative Hopfield network.
  - (b) Expalin RBF network and compare it with MLP.
- 6. (a) Explain the operation of fuzzy logic control with process inference block.
  - (b) Explain Kohonen's Self Organizing Learning Algorithm.
- 7. Write short note on :
  - (a) LMS Algorithm
  - (b) Neurofuzzy controller
  - (c) Brain state in box model
  - (d) Simulated annealing.

Marken and In such the second

#### RJ-Con. 9884-15.

## BE-SEM-YIII - ETRX - 'DSP Processors & Architectures

### QP Code : 8085

#### **Duration: Three Hours**

10

10

10

10

20

#### Total Marks: 100

Instructions to candidates 1. Ouestion No. 1 is Compulsory. 2. Attempt any Four questions from remaining six. Answer the following: (Any Four) 20 Write a subroutine program to explain bit-reversed addressing. 12 Explain in-place computation in FFT algorithm. <u>ک</u> Explain the features of a program sequencer unit of a programmable DSP. æ. Differentiate between MAC and MACD instructions by the way of explaining them. What are the various classes of interrupts available in TMS320C54XX processor? -Explain the pipeline operation with branch and call instructions in C5X. Why it 2.2 10 requires four clock cycles for program control transfer? Explain PMST register in C54X. 10 in. Explain with suitable examples addressing modes of TMS320C54X. 10 10. IL Discuss the techniques used in DSP architecture to increase the speed of operation and 5 10 operations that should be accomplished in single clock to achieve parallelism in DSP implementation. Explain with block diagram, internal architecture of TMS320C62X processor. H. E. 10 Explain the process of interpolation and decimation in brief. 04 ÷. Explain the implementation of 8-tap FIR filter using MAC units. 06 -Compare the features of TMS320C5X and TMS320C54X. 10 5.2 Explain the architecture of ADSP-21XX with suitable diagram. č. 10 Let the value of DP and ARP be 8 and 2 and the content of AR2 and BMAR be 2800h 6 医正 and 2900h respectively. Specify the addressing modes and the addresses for the source and destination for the following instructions: BLDD #400, 25h BLDD #400h, \*+ BLDD 45h, #450h What is ARAU, INDX and ARCR in C5X processor? 6 Explain on-chip peripherals of C5X DSP. 8 1 Write an assembly language program of TMS320C54XX processor to compute the 7. 2. 10 sum of three product terms given by the equation, y(n) = h(0)x(n) + h(1)x(n-1) + h(2)x(n-2) with usual notation. Find y(ii) for signed 16 bit data samples and 16 bit constants. Explain the implementation of adaptive filter for the implementation of basic DSP 10 algorithms.

#### **RJ-Con. 9881-15.**