## /ETRX (CBSGS)/Sem-VI/Basic VLSI Design May'16

Q.P. Code: 591600

		( 3 Hours)	[ Total Marks :80	0
N.B.		2) Attempt any three out of remaining.	A. B. D. ide	5
(	(b) (c) (d)	Draw and explain AND gate using pass transistor logic.  Explain drawhack of dynamic CMOS design.  Draw and explain manchester carry circuit.  What are various programming techniques used for EEPROM is them in short.	n Explain	20
2. (	(a)	Draw 6T SRAM cell and explain it's read and write operation.		10
۷.	(h)	Define scaling? Explain various types of scaling in detail.		10
3.	(a) (b)	Explain latch up condition in CMOS in detail. What are remedies to Give and explain the drawback of ripple carry adder. Explain 4 with it's carry equations, logical network using dynamic CMOS	bit CLA adder	10 10
4.	(a).	Explain how ESD (electrostatic discharge) affect the MOSFET. Ginput protection circuits.	ive and explain	10
	(b)	Give and explain interconnect scaling with its width, length, th and capacitances.	ickness	10
5.	(a) (b)	Explain various technique of clock generation. Discuss 'H' tree clock Consider a CMOS inverter circuits with following parameters VDD = 3.3v VTon = 0.6v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu$ A/v², ( -0.5v VTop = -0.7v)	$\left(\frac{W}{L}\right)_{n} = 8$	10 10
6.	Wr	$ \mu_p C_{ox} = 20 \mu\text{A/V}^2, \left(\frac{W}{L}\right)_p = 12. $ Calculate the noise margin ite a short note on  (1) Sense ampliter  (2) Barrel shifter		20

Con.8159-16.

|ETRX | Sem = VI (CBSGS) / Adv. Instrumentation System/
QP Code: 591702

		(3 Hours) [ Total Marks: 80	
N	.В.	<ol> <li>Question No.1 is compulsory.</li> <li>Attempt any three questions from remaining five quesitons.</li> <li>Assume suitable data if necessary.</li> <li>Figures to the right indicate full marks.</li> </ol>	A PARTY OF THE PAR
	(a)	With neat block diagram, explain the working of multichannel data acquisition system.	10
	(b)	Why converters are required? Explain electrical to pneumatic converter.	10
L	(a)	Draw and explain single and double acting actuators.	10
	(b)	Explain the installation procedure of control valve.	10
į	(a)	Explain the working of smart transmitters. Highlight the features of smart transmitter.	10
	(b)	With neat diagram, explain the cascade of PID controller.	10
ķ	(a)	Compare electrical, pneumatic and hydraulic actuators.	10
	(b)	Draw and explain inherent and installed characteristics of control valves.	10
ķ	(a)	With neat diagram, explain the instrument air system.	10
	(b)	Explain the working of electronic DP transmitter.	10
	(a)	Explain process reaction curve method and ZN method of PID tuning.	10
	(b)	With neat diagram, explain speed control circuit for hydraulic actuator.	10
	Ti-		


Q.P. Code: 591801

		(3 Hours) [Total Marks :	80
N	(	<ol> <li>Question No.1 is compulsory.</li> <li>Attempt any Three questions from remaining questions.</li> <li>All questions carry equal marks.</li> <li>Figures to the right indicate full marks.</li> </ol>	C. A. A.
l.		Explain single and double precision format for floating point number representation.	5
	(b) (c)	Write in brief on nano-programming.  Draw Register structure of IA-32 family.  Explain SIMD computer organization.	5 5 5
2.		Explain performance measure of computer architecture and factors to	10
	(b)	improve the performance of the system.  What is microprogramming? Draw and explain Micro programmed control unit.	10
3.	(b)	Explain sequence counter method of implementing Hardware control unit. What is LRU Algorithm? Find the page fault for the following string using FIFO and LRU page replacement policies for the page address stream 6 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 5. Consider page frame size n = 3.	10 10
4.		What are the different cache mapping techniques? Consider a cache consisting of 128 blocks of 16 words each, for a total of 2048 (2k) words and assume that the main memory is addressable by a 16 bit address and it consists of 4k blocks. How many bits are there in each of the TAG, BLOCK/SET and WORD fields for different mapping techniques.	10
ŧ		Explain in brief about various DMA transfer modes.	10
5		Explain Address translation with respect to virtual memory. Hence explain use of Translation Look aside Buffer (TLB).	10
	4.1.0	Compare RISC and CISC architectures.  Write a note on addressing modes of IA- 32 family.	5
6	12 2	Explain data hazard and code hazard in pipelining. Mention solutions to minimize the hazards.	10
	(b)	What is bus contention? How is it resolved by using bus arbitration? Explain various bus arbitration methods.	10

## (3 Hours)

[ Total Marks:80

- N.B.:(1) Question No. 1 is compulsory.
  - (2) Attempt any three questions out of remaining five questions.
  - (3) Figures to the right indicate full marks.
- 1. (a) Draw and explain dynamic turn on characteristics of SCR
  - (b) What is the need of commutation. Explain the any one method of forced 5 communication.
  - (c) Define and explain performance parameters of controlled rectifier 5
  - (d) Draw and explain boost converter. Derive the relation for output load voltage. 5
- 2. (a) Draw and explain semi-converter with the help of circuit diagram and 10 waveforms.
  - (b) Draw and explain Buck-Boost converter with the help of circuit diagram 10 and waveforms Derive the relation for load voltage.
- 3. (a) Explain the working of three phase bridge inverter in 120° conduction mode 5 with resistive load. Draw waveforms.
  - (b) Draw the load voltage waveform for the circuit given below. 5



(c) draw and explain SOA of power MOSFET.

(a) A single phase semi converter is operated from 230V, 50Hz ac supply. 10

The load resistance is  $20\Omega$ . The average output voltage is 30% of the max. Possible average output voltage. Determine

(i) Firing angle

4.

- (ii) RMS and Average output current
- (iii) RMS and average thyristor current
- (b) Explain in brief single phase cyclo-converter with circuit diagram and 5 waveforms.

[Turn Over

5

(c) Explain the need of neutrilisation of harmonics of inverters.
5.

(a) Explain the working of AC full wave control circuit using DIAC-TRIAC.
10 Draw waveforms across load and TRFAC for α = 60°. Derive relation for RMS load voltage.
(b) Explain the multiple pulse width modulation in inverters. Explain the neutrilisation of harmonics.

(a) Single phase full bridge inverter has a resisistive load of R = 3Ω and the 10 dc input voltage Edc = 50V. compute

(i) The average output power Po
(ii) The average and peak current of each thyristor

(b) Draw and explain switching cha. of GTO
(c) Draw and explain snubber circuit.

Q.P. Code: 592000

May-16

10

10

(3 Hours)

[ Total Marks: 80

N.B.: (1) Question No. 1 is compulsory.

- (2) Attempt any three questions from remaining questions.
- (3) Assume suitable data wherever necessary.
- 1. (a) Explain Quantization and effects of truncation and rounding.
  - (b) Compare Butterworth and Chebyshev filters.
  - (c) What is DTFS. Find DTFS of  $x (n) = \{0,1,2,3\}$  with period, N = 4.
  - (d) Explain the concept of Pipelining in Digital Signal Processors.
- 2. (a) If X(n) = n+1 and N = 8, Find X(k) using DIF-FFT algorithm.
  - (b) Given X (k) =  $\{20, -5.828 j2.414, 0, -0.172 j 0.414, 0, -0.172 + j 0.414, 0, -0.172$
- 3. (a) Design a Butterworth digital IIR Lowpass filter using Impulse Invariant transformation method for the following specifications.

$$0.707 \le |H(e^{iw})| \le 1.0 \text{ for } 0 \le w \le 0.3\pi$$

$$|H(e^{iw})| \le 0.2 \text{ for } 0.75\pi \le w \le \pi$$

$$(T = 1 sec)$$

- (b) Write down design steps for FIR filter using window techniques. Compare windows.
- 4. (a) A discrete time system has a tansfer function

$$H(z) = \frac{1}{1 - 0.8z^{-1} + 0.12z^{-2}}$$

A four bit processor is used in which MSB represents sign bit and remaining 3 bits store quantized co-efficients:

- (i) What is the effect of quantization on pole location if direct form II is used for relization.
- (ii) If cascade form is used for relization, then what is the change in the pole values after quantization.
- (iii) In which case (direct form II or Cascade) the shift from the actual pole location due to quantization is less?
- (b) Explain the following terms.
  - (i) Zero input limit cycle
  - (ii) Dead band
  - (iii) Truncation
  - (iv) Rounding

**ITURN OVER** 

5. (a) Explain Von-Neumann Architecture, Harvard Architecture and modified Harvard architecture in details. How architecture of advanced Digital signal processor is different from modified Harvard architecture. 10

(b) Explain VLIW Architecture in detail.

6. Write short notes on

(a) Gibb's phenomenon

(b) Applications of Digital Signal Processors in Biomedical and Audio

(c) Frequency Transformation in IIR filters.

20

2.

3.

5.

i) ii)

## (2 Hours)

20

## **Total Marks-40**

	(2 110415)	
Note:		
i.	Q.1 is compulsory	18
ii.	Attempt any three questions from remaining five.	10
iii.	Each question carries 10 marks.	1
111.	Dubit quantities are transfer	)
1. An	swer any five.	
a.	Write any four top security concerns.	2
	Define OSI layers.	2
	Write a small note on E-business.	2
	What is search engine?	2
e.		2
	What is data mining?	2
	Which are the components of IT Infra?	2
8-	, b	
	20	
2.	NIV.	
	Define topology. Explain any three common topologies.	5
		5
3.	O T	
a.	Explain open source software with examples.	5
b.	Write a detailed note on firewall.	5
4.		
a.	Explain the benefits of intranet.	5
b.	State the types of network. How is optical network different from wired network?	5
5.		
	Discuss the TCP/IP stack. Also list the various functions of the internet protocol	5
a.		
b.		5
	i) Online storage	
	ii) Near line storage	
	iii) Offline storage	
. 11	C. Harris and American design of the Condition	10 -
	Vrite a note on following terms related to IT audit.	10
i)		
ii		
	Audit plan	
i	Audit preparation	

Internal audit.