Time: 3 Hrs Marks: 80 1) Question number ONE is compulsory. 2) Attempt any THREE questions from remaining questions. 3) All questions carry equal marks. Q1 a) Compare Microcell, Metrocell, Picocell, Femtocell and WiFi in terms of cell radius, power level in watts and number of users. b) Differentiate between CDMA, TDMA and FDMA 5 c) Explain services and features of GSM 5 e) Explain mobility and resource management 5 Q2 a) Consider a cellular system in which the total available voice channels to handle traffic are 480. The area of each cell is 5 sq.km. and the total coverage area of the system is 3000 sq.km. 10 1) For the cluster size of 7, find the no. of channels per cell, no. of clusters, and the system capacity. 2) For the cluster size of 4, repeat the above calculations. 3) Comment on result. b) Explain different channel assignment strategies in cellular system. 10 Q3 a) What is Huygen's principle of diffraction? Explain Knife -edge Diffraction Model. 10 b) Explain types of Small scale Fading based on multipath time delay spread. 10 Q4 a) Draw a well labelled diagram and explain in detail the architecture of GSM. 10 b) Explain the terms related to GSM 10 1. Diagonal Interleaving 2. Ciphering 3. SIM 4. IMSI Number 5. SMS Q5 a) Explain IS 95 forward and reverse channels. 10 b) Explain UMTS network architecture in detail with interfaces 10 Q6 Write short notes on following 20 a) Factors influencing Small Scale fading b) DSSS and FHSS c) Erlang B and Erlang C system d) CDMA 2000

\*\*\*\*\*\*

	(3 Hours)	[Total Marks: 8	8 <b>0</b> 10
	(0 110415)		
(1) Question 1 is compulsory.			
(2) Attempt any three from the remaining	ng questions.		
(3) Draw neat diagrams wherever neces	ssary.		
Q1. Answer the following questions:	Any 4		
a) Justify the need for brown-out d	letection circuit in embedded	systems and the mecha	nism
of implementing the same.			(5)
b) What is a Dead Lock State for a	in embedded system? Give th	e Types of Deadlock	(5)
c) Compare the use of Macros and	Functions in terms of Speed	and Memory space.	(5)
d) What are interrupts and explain	the factors that contribute to	interrupt response time	in a
system.	Section of the sectio	S I W	(5)
e) Draw the Data Flow Graph for the	he following		
$\sqrt{a+b}$			(5)
$c^2$	ongs on months of the		(5)
Q2 (a) Design a Coffee vending machin	ne, for this develop.	E Son	(20)
<ul> <li>FSM which describes the furnitude</li> </ul>	notioning of the system		
Requirements /Specification			
Hardware block diagram			
<ul> <li>List of components with just</li> </ul>	tification		
Design challenges and suggestation	est solutions		
Q3 (a) What is an inter process commu	inication? Explain the various	IPCs mechanisms use	d in
MicroCOS/II.			12)
O3 (h) Find whether the following Tasi	k Set is RMA schedulable		

(8)

Ti(ei,pi): T1: (1,4), T2(2,6) T3(3,8)

Compare RMA and EDF Scheduling Algorithms

## Paper / Subject Code: 88961 / Embedded System and RTOS

Q4(a) Compare black box and white box testing. Explain any one On Chip Debugging	
Technique	(10)
Q4 (b) Explain CAN bus Protocol in detail w.r.t features, Applications etc.	(10)
Q5 (a) Explain in Detail Design metrics for an embedded system. Which are the tightly	
constrained metrics, comment	(10)
Q5(b) What is a task and various states that a task can lie in for an embedded environment	nt.
Explain Context Switching Process.	(10)
Q 6. Write a short note on any 2	(20)
a) Watch Dog Timer	
b) Sensors & Actuators used in Embedded System	
c) Priority Ceiling Protocol	
d) I2C Communication Protocol.	
e) OSTaskCreate(),OSSemCreate(),OSFlagPost(),OSInit()	

				(3 Hours)	[Total Marks: 80]	
İ	NB:	1) 2) . 3)	Question No. 1 Comp Attempt any three fr Assume suitable data	pulsory.  rom the remaining quest  a wherever necessary.	tions.	
0.1				5		
Q.1		answer a)	any FOUR			
		b)	Compare TCP and UE	es of network addresses		5
		c)		UTP cables. How is nois	se interference	5 5
		d)	Distinguish between	synchronous and statist	tical TDM	5
		e)	What is sub netting?	List advantages and dis	advantages of the same.	5
Q.2.a		Explain each wi	Different ARQ technic th justification.	ques. Also explain the m	naximum window size for	10
Q.2.b	1	What is ketch th Primary 1. Pr with 2. Bo 3.Sta The 4. As ackin 5. St. 6. St. respo	piggybacking? Give all ne appropriate HDLC for station 'A' and two Serimary station A wisher Secondary stations B and ation A sends a polling third frame is lost during Selective repersonal serion B resends the fraction B resends the fraction A now polls stationse. A sends three displacement to stationse. A sends three displacement is stationse.	C, send positive ackow command to B and B s ing transmission. eat ARQ, station A sends	scenario involving C. Response mode link rledgements to A. ends 4 data frames. s negative re acknowledgement. onds with ready	10
Q.3.a	a n	na netv ot bein	tiate between IPv4 an work address for the for g used and use defaul 2.58.11 2). 195.38.14.	d IPv6. ExplainTunnelin ollowing IP addresses(A t mask) 13 3) 144 62 12 9	ng. Determine the class ssuming subnetting is	10
Q.3.b	o si si (2	/hat is i dvantag witching ze of n	meant by 'blocking' in ges of multi stage spaces. g. (1). Sketch the three =5, k=2. What is the control in the same specification.	circuit switching netwo	er single stage witch with N=15, group	10
Q.4. a	D la	raw OS yers res	reference model and sponsible for (1), end	d explain function of eact to end reliability (2). lini	ch layer. Name the k to link reliability.	10

- Q.4. b Define the utilization or efficiency of the line and derive the expression for stop and wait flow control. Calculate the maximum link utilization for the following cases:
  1. Stop and wait flow control


  2. Sliding window flow control with window sizes of 4 and 7. Link specifications:

  Frame Jength= 1000 bits/frame

  Velocity of propagation = 2 X 108 m/sec

  Link distance= 20km

  Data rate= 20 Mbps
- Q.5.a Apply Dijkstra's and Bellman Ford algorithm to the given network and find the least cost path between source node 1 to all other nodes.



- Q.5.b Draw and Explain TCP header format with the help of a neat diagram. 10
- Q.6. Write short note on:( Any TWO)

  a) Congestion control techniques
  - b) ADSL
  - c) Compare IPv4 and IPv6
  - d) CSMA/CD

[Total Marks: 80]

## Sem-VI ETRX Paper/Subject Code: 88963/VLSI Design / May-2019 choice Basee

(3 Hours)

N.		1) Question No. 1 is Compulsory.  (2) Attempt any three questions out of remaining five.  (3) Each question carries 20 marks and sub-question carry equal marks.	
		(4) Assume suitable data if required.	
1.	(a) (b)	Solve any 4 of the following; Draw and explain AND gate using pass transistor logic  Implement Y= (A+B.C) using dynamic CMOS logic.	(20) (5) (5)
	(c) (d) (e)	Explain low power design consideration Implement half adder circuit using static CMOS. Draw schematic for 6T SRAM cell and explain its stability criteria	(5) (5) (5)
2.	(a) (b)		(10) (10)
3.	(a)	Compare Ripple carry adder and carry-look-ahead adder, Explain 4 bit CLA adder implementation.	(10)
	(b)		(10)
4.	(a)	Consider a CMOS inverter circuit with following parameter $V_{Ton} = 0.6 \text{ V}$ , $V_{Top} = -0.7 \text{ V}$ , $\mu_n \text{ Cox} = 60 \mu \text{A/V}^2$ , $(\text{W/L})_n = 8$ $\mu_p \text{ Cox} = 25 \mu \text{A/V}^2$ , $(\text{W/L})_p = 12$	(10)
	(S)	Calculate noise margins and switching threshold of the inverter. The power supply voltage $V_{DD} = 3.3V$	
	(b)	Implement 4:1 MUX using pass transmission logic. Explain advantages of using transmission gates.	(10)
5	(a) (b)	Explain Barrel shifter in brief.  Draw JK flip flop using CMOS and explain its operation.	(10) (10)
6.	(a) (b) (c)	te short notes on any two of the following:  ESD protection techniques Interconnect scaling and crosstalk Sense Amplifier NAND based ROM array.	(20)

(3 Hrs)

Total Marks: 80


NOTE: 1) Question number 1 is compulsory.

- 2) Attempt any three questions from the remaining five questions.
- 3) Assume suitable data wherever necessary.
- Q.1 a) How will you obtain z-transform of the D.T signal x(nT), from laplace transform of sampled (5) version of x(t), using  $z = e^{st}$ 
  - b) Check whether the following system is static/dynamic, linear/non-linear, shift variant/shift (5) invariant and casusal/non-causal

$$i)y(t) = x(t) \cos 100\pi t$$

ii) 
$$y(n) = n.x(n)$$

- c) Determine DTFS for the sequence  $x(n) = 4\cos\frac{\pi n}{2}$  (5)
- d) Prove that energy of a power signal is infinite and power of an energy signal is zero. (5)
- Q.2 a) Find the even and odd parts of the signal shown in figure (5)



b) Verify periodicity of the following continuous time signals, if periodic, find the (5) fundamental period.

i) 
$$x(t) = 2 \cos(\frac{t}{4})$$
  
ii)  $x(n) = 2 \cos(\frac{2\pi n}{3}) + 3 \cos(\frac{2\pi n}{7})$ 

c) The analog signal x(t) is given below:  $x(t) = 5\cos 50\pi t + 2\sin 200\pi t - 2\cos 100\pi t$ (10)

Determine the minimum sampling frequency and the sampled version of analog signal at this frequency. Sketch the waveform and show the sampling points.

Q.3 a) The transfer function of discrete time causal system is given by, (10)

$$H(Z) = \frac{1 - Z^{-1}}{1 - 0.2Z^{-1} - 0.15Z^{-2}}$$

Draw cascade and parallel realization.


b) Perform the following convolution operation of two functions in time domain.  $x_1(t) = e^{-4t} u(t)$   $x_2(t) = u(t-4)$  (10)

Using the Laplace Transform determine the complete response of the system described by (10) a) Q.4 the equation:


$$\frac{d^2y(t)}{dt^2} + 5\frac{dy(t)}{dt} + 4y(t) = \frac{dx(t)}{dt}$$

Assume that initial conditions of the system are y(0) = 0 and y'(0) = 1 at input  $x(t) = e^{-2t} u(t)$ 

Obtain the exponential form of the Fourier series representation of the signal shown in (10) following signal:



Determine the FT of the periodic impulse function shown in figure. Q.5 (10)



- A causal LTI system has a transfer function  $H(Z) = H_1(Z)$ .  $H_2(Z)$ , (10)where  $H_1(Z) = \frac{1-0.2Z^{-1}}{1+0.5Z^{-1}}$ ,  $H_2(Z) = \frac{1}{1+0.3Z^{-1}}$  i) If the system is stable, give it's ROC

  - ii) Find the impulse response of the system
  - iii) Find the system response if  $X(Z) = \frac{1}{1 0.2Z^{-1}}$
  - iv) Draw the pole-zero diagram.
- Q.6 a) Prove Duality property of fourier transform. (05)
  - b) Define the ESD and PSD. What is the relation of ESD and PSD with auto correlation? (05)
  - Determine the impulse response for the cascade of two LTI systems having impulse (05)response  $h_1(n) = (\frac{1}{2})^n u(n)$  and  $h_2(n) = (\frac{1}{4})^n u(n)$
  - Find initial and final value of signal. d) (05)

Paper / Subject Code: 88968 / Elective - II	
Time: 3 Hours	Max Marks: 80
N.B: 1) Question no. 1 is compulsory.	
2) Attempt any three out of the remaining five que	estions
3) Use suitable data, wherever necessary.	
1: Attempt any four questions from the following:	
a. Explain the function of given CPU registers use MAR, MDR, IR, PC, S	
b. Differentiate between DRAM and SRAM	
c. Why does a superscalar processor use dynamic b	ranch prediction? Justify.
d. Define Micro-operation, Microinstruction, Micro	-program, Micro-code.
e. In a multiprocessor system, suppose an application of the application is parallelizable, compute the account of the application is parallelizable.	
2 (a) Show the multiplication process using Booth's Multiplicand = +23 Multiplier = -6	algorithm and multiply the following:
22 (b) Explain cache memory mapping techniques with	n an example
23(a) Demonstrate the advantages of pipelining and ex	plain various types of pipeline hazards
and their solutions. Give examples	
Q3(b) Explain in detail hardwired control. Discuss any	one method to implement it.
Q 4(a) Explain page replacement algorithm also find or following string using FIFO and LRU metho	d. Consider page frame size = 3.
2 3 8 9 5 3 8 5 3 3 1 2 4 8 5	4
(4(b) Explain in detail, different types of buses and m	ethods of arbitration.
) 5(a) Explain in detail, characteristics of RISC and CI	SC
) 5(b)Explain Flynn's classification for parallel proces	sing systems.
6. Write short notes on (any four )	
a. IEEE 754 format	

- e. Control sequence for the execution of SUB R1, (R2) instruction.

69041

Page 1 of 1